

CLAIMS:

1 1. A wafer bonding method, comprising:
2 forming an interlevel dielectric (ILD) on opposing surfaces of adjacent wafers each wafer
3 including one or more active integrated circuit (IC) devices;
4 selectively depositing metallic lines, via the ILD, on opposing surfaces of the adjacent
5 wafers;
6 selectively recessing the ILD surrounding the metallic lines deposited via the ILD to
7 facilitate direct metal bonding between the adjacent wafers;
8 selectively aligning the adjacent wafers to form a stack; and
9 bonding the metallic lines on the surface of one wafer with the metallic lines on the
10 surface of the other wafer to establish electrical connections between active IC devices on the
11 adjacent wafers.

1 2. The wafer bonding method as claimed in claim 1, wherein the metallic lines are
2 Copper (Cu) bonding pads deposited on opposing surface of the adjacent wafers to serve as
3 electrical contacts between active IC devices on both the adjacent wafers.

1 3. The wafer bonding method as claimed in claim 1, wherein the ILD recess is

1 created by a Chemical Mechanical Polish (CMP).

1 4. The wafer bonding method as claimed in claim 1, wherein the ILD recess is
2 created by selectively etching the ILD surrounding the metallic lines deposited via the ILD.

1 5. The wafer bonding method as claimed in claim 1, wherein the ILD is a high-
temperature deformable dielectric used to allow the bonding areas to be self-leveling to account
for height variations across the adjacent wafers to be bonded.

1 6. The wafer bonding method as claimed in claim 5, wherein the high-temperature
deformable dielectric is SILK which exhibits a glass transition near 450°C while the metallic
lines exhibit a bonding temperature of about 400°C.

1 7. The wafer bonding method as claimed in claim 1, wherein the one wafer is thinner
2 than the other wafer to conform to height differences of the metallic lines across opposing
3 surfaces of the adjacent wafers.

1 8. A three-dimensional (3-D) integrated chip system, comprising:
2 a first wafer including one or more integrated circuit (IC) devices, metallic lines deposited
3 via an interlevel dielectric (ILD) for wafer-to-wafer bonding and electrical interconnection, and

an ILD recess surrounding the metallic lines deposited via the ILD; and
a second wafer including one or more integrated circuit (IC) devices, metallic lines deposited via an interlevel dielectric (ILD) for wafer-to-wafer bonding and electrical interconnection, and an ILD recess surrounding the metallic lines deposited via the ILD, wherein the metallic lines on the surface of the second wafer are bonded with the metallic lines on the surface of the first wafer to establish electrical connections between active IC devices on the adjacent wafers.

9. The three-dimensional (3-D) integrated chip system as claimed in claim 8, wherein the metallic lines include Copper (Cu) bonding pads deposited on opposing surface of the adjacent wafers to serve as electrical contacts between active IC devices on both the adjacent wafers.

10. The three-dimensional (3-D) integrated chip system as claimed in claim 8, wherein the ILD recess is created by a Chemical Mechanical Polish (CMP).

11. The three-dimensional (3-D) integrated chip system as claimed in claim 8, wherein the ILD recess is created by selectively etching the ILD surrounding the metallic lines deposited via the ILD.

1 12. The three-dimensional (3-D) integrated chip system as claimed in claim 8,
2 wherein the ILD is a high-temperature deformable dielectric used to allow the bonding areas to
3 be self-leveling to account for height variations across the adjacent wafers to be bonded.

1 13. The three-dimensional (3-D) integrated chip system as claimed in claim 12,
2 wherein the high-temperature deformable dielectric is SILK which exhibits a glass transition near
 450⁰C while the metallic lines exhibit a bonding temperature of about 400⁰C.

1 14. A three-dimensional (3-D) integrated chip system, comprising:
 a first wafer including one or more integrated circuit (IC) devices;
 a second wafer including one or more integrated circuit (IC) devices; and
 metallic lines deposited on opposing surfaces of the first and second wafers at designated
 locations with an interlevel dielectric (ILD) recess surrounding the metallic lines to facilitate
6 direct metal bonding between the first and second wafers and establish electrical connections
7 between active IC devices on the first and second wafers.

1 15. The three-dimensional (3-D) integrated chip system as claimed in claim 14,
2 wherein the metallic lines include a plurality of Copper (Cu) bonding pads on opposing surface
3 of the adjacent wafers to serve as electrical contacts between active IC devices on both the
4 adjacent wafers.

1 16. The three-dimensional (3-D) integrated chip system as claimed in claim 14,
2 wherein the ILD recess is created by a Chemical Mechanical Polish (CMP).

1 17. The three-dimensional (3-D) integrated chip system as claimed in claim 14,
2 wherein the ILD recess is created by selectively etching the ILD surrounding the metallic lines
deposited via the ILD.

1 18. The three-dimensional (3-D) integrated chip system as claimed in claim 14,
2 wherein the ILD is a high-temperature deformable dielectric used to allow the bonding areas to
be self-leveling to account for height variations across the adjacent wafers to be bonded.

1 19. The three-dimensional (3-D) integrated chip system as claimed in claim 14,
2 wherein the high-temperature deformable dielectric is SILK which exhibits a glass transition near
3 450°C while the metallic lines exhibit a bonding temperature of about 400°C.

1 20. The three-dimensional (3-D) integrated chip system as claimed in claim 14,
2 wherein the first wafer is thinner than the second wafer to conform to height differences of the
3 metallic lines across opposing surfaces of the adjacent wafers.